library verilog;
use verilog.vl_types.all;
entity aluctr_bench is
end aluctr_bench;
